Google Web Images Groups News Froogle Local[New!] more »

Kohonen Content Addressable Memories Search Advanced Search Preferences

Web Results 1 - 10 of about 31,400 for **Kohonen Content Addressable Memories**. (0.27 seconds)

Scholarly articles for **Kohonen Content Addressable Memories**

Using associative content-addressable memories to ... - by ATKESON - 42 citations
Content-addressable and associative memory: alternatives ... - by Chisvin - 37 citations
Exploration of very large databases by self-organizing maps - by Kohonen - 40 citations

[PDF] Cascading Content- Addressable Memories
File Format: PDF/Adobe Acrobat
T. Kohonen, Content-Addressable Memories, 2nd ed., Springer-. Verlag, Berlin, 1987.
6. D. Knuth, TheArtofComputerProgramming, SortingandSearching, ...
doi.ieeecomputersociety.org/10.1109/40.141603 - Similar pages

[PDF] **Content-Addressable** and Associative **Memory**:
File Format: PDF/Adobe Acrobat
Common bit arrangement for **content-addressable memory**. ... **T. Kohonen**,. **Content-Addressable**. Memo-. ries,. Springer-Verlag. New York, 1980. ...
doi.ieeecomputersociety.org/10.1109/2.30732 - Similar pages

eBay - Book: **Content Addressable Memories** (ISBN: 0387098232)
Content Addressable Memories by Teuvo **Kohonen** (1980). Sign in to see your customized search options. All Items. Auctions. Buy It Now ...
product.ebay.com/Content-Addressable-Memories_ISBN_0387098232_W0QQfvcsZ1389QQsoprZ4515641 - 42k - Cached - Similar pages

Designing Very Large **Content-Addressable Memories** (ResearchIndex)
17 Content-Addressable Memories (context) - **Kohonen** - 1987 17 Digital Design Principles and Practices (context) - John - 1990 ACM 11 **Content-Addressable** and ...
citeseer.ist.psu.edu/shaffer92designing.html - 19k - Cached - Similar pages

Citations: Springer Series in Information Science - Self ...
T. Kohonen, Content-Addressable Memories, Springer Series in Information Sciences, vol. 1, Springer Berlin Heidelberg 1987. ...
citeseer.ist.psu.edu/context/2930/0 - 17k - Cached - Similar pages

Content-Addressable and Associative **Memory**
H. Kadota et al., "An 8-kbit **Content-Addressable** and Reentrant **Memory**," ... 8 T. **Kohonen**, Contentaddressable **Memories**, Springer-Verlag New York, Inc., ...
portal.acm.org/citation.cfm?id=72897 - Similar pages

[PDF] A Hardware Implementation of Gridless Routing Based on **Content** ...
File Format: PDF/Adobe Acrobat
T. Kohonen,. Content-Addressable. Memories,. Springer-Verlag,. 1980. D. T. Lee and F. P. Preparata, 'Computational. Geometry - A Survey,,, IEEE Trans. ...
portal.acm.org/ft_gateway.cfm?id=128298&type=pdf - Similar pages
[More results from portal.acm.org]

Outer References Missing Links? Journal list All-Author list ...
KOHONEN T NEW MODEL FOR RANDOMLY ORGANIZED ASSOCIATIVE MEMORY, 4, 2 ... A 288-KB **FULLY PARALLEL CONTENT ADDRESSABLE MEMORY** USING A STACKED-CAPACITOR CELL ...
www.garfield.library.upenn.edu/histcomp/**kohonen**_maps/ - 128k - Cached - Similar pages

OVERVIEW OF NEURAL NETWORKS
Training of the **Kohonen** network does not involve comparing the actual output with a desired ... **Associative memory** is so-called **content-addressable memory**. ...
www.benbest.com/computer/nn.html - 25k - Cached - Similar pages

[PS] Using **Content-Addressable** Search Engines To Encrypt and Break DES ...
File Format: Adobe PostScript - View as Text
[Koh87] Teuvo **Kohonen. Content-Addressable Memories**. Springer-Verlag, Berlin,. New York City, 1987. 10. [Mer90] Ralph Merkle. ...
www.afw.nih.gov/Security/ FIRST/papers/crypto/desbreak.ps - Similar pages

Gooooooooogle ▶
Result Page: 1 2 3 4 5 6 7 8 9 10 **Next**

Kohonen Content Addressable Mem Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

Google Web Images Groups News Froogle Local[New!] more »

"Parallel Processing On VLSI Associative men Search Advanced Search Preferences

Web Results 11 - 20 of about 27 for **"Parallel Processing On VLSI Associative memory"**. (0.22 seconds)

Parallel Processing on VLSI Associative Memory
logo. The Digital Librarian's Digital Library. search. DOCIS Documents in Computing and Information Science. Home >> Journals and Conference Proceedings ...
wotan.liu.edu/docis/dbl/icppic/1987__50_PPOVAM.htm - 4k - Supplemental Result - Cached - Similar pages
[More results from wotan.liu.edu]

Titel icpp87: references URL http://www.mpi-sb.mpg.de/services ...
47-49. ligen, s. ; scherson, id : **parallel processing on vlsi associative memory**. 50-53. rasmussen, rd ; bolotin, gs ; dimopoulos, nj ; lewis, sf ; manning, ...
www.gerhard.de/gerold/owa/gerhard.browsen_ soif?form_seq=990777&form_timestamp=&form_language=0 - 33k - Supplemental Result - Cached - Similar pages

TechnicalPaper: PARMUaAPE/DWIDS/2003 title: "Automatic Resource ...
TechnicalPaper: PARMUaAPE/DWIDS/2003 title: "Automatic Resource Management Using an Adaptive Parallelism Environment" year: 2003 journal: IPDPS hasAuthor: ...
tap.stanford.edu/mcf/I/Isaac_D_Scherson.mcf - 4k - Supplemental Result - Cached - Similar pages

TechnicalPaper: PARFPAP/IDSSI/1989 title: "A Reconfigurable Fully ...
TechnicalPaper: PARFPAP/IDSSI/1989 title: "A Reconfigurable Fully Parallel Associative Processor" year: 1989 journal: ...
tap.stanford.edu/mcf/S/Sener_Ilgen.mcf - 1k - Supplemental Result - Cached - Similar pages

www.patentstorm.us/patents/5842031.html
270k - Supplemental Result - Cached - Similar pages

ICPP 1987
International Conference on Parallel Processing (ICPP '87), University Park, PA, USA, August 1987. Pennsylvania State Univ. Press, 1987 ...
sunsite.online.globule.org/ dblp/db/conf/icpp/icpp1987.html - 64k - Supplemental Result - Cached - Similar pages

DBLP: Sener Ilgen
dblp.uni-trier.de. Sener Ilgen. List of publications from the DBLP Bibliography Server - FAQ. Ask others: ACM - CiteSeer - CSB - Google - HomePageSearch ...
sunsite.online.globule.org/ dblp/db/indices/a-tree/I/Ilgen:Sener.html - 3k - Supplemental Result - Cached - Similar pages

www.bandwidthmarket.com/patent-data/data3/5842031.html
301k - Supplemental Result - Cached - Similar pages

www.bandwidthmarket.com/patent-data/data2/5625836.html
299k - Supplemental Result - Cached - Similar pages
[More results from www.bandwidthmarket.com]

www.sadl.uleth.ca/nz/collect/csbib/archives/MiscMP...
File Format: Unrecognized - View as HTML
Supplemental Result - Similar pages

◀ Gooogle ▶
Result Page: **Previous** 1 2 3 **Next**

"Parallel Processing On VLSI Assoc Search

Search within results | Language Tools | Search Tips

Google Home - Advertising Programs - Business Solutions - About Google

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	10	(parallel with simulat$4) and (associative adj memor$4)	US-PGPUB	OR	OFF	2005/10/25 19:40
L2	69	(parallel with simulat$4) and (associative adj memor$4)	US-PGPUB; USPAT	OR	OFF	2005/10/25 19:41
S1	0	"10/019059"	US-PGPUB	OR	OFF	2005/10/25 16:51
S2	0	"in.dalton" and (associative adj memor$4)	US-PGPUB	OR	OFF	2005/10/25 19:40
S3	0	"in.dalton" and (associative adj memor$4)	US-PGPUB; USPAT	OR	OFF	2005/10/25 17:14
S4	11	overflow with (content adj addressable adj memor$4)	US-PGPUB; USPAT	OR	OFF	2005/10/25 17:17
S5	5	("20020010793" | "5179549" | "6304903").PN. OR ("6449214"). URPN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/10/25 17:15
S6	24	overflow same (content adj addressable adj memor$4)	US-PGPUB; USPAT	OR	OFF	2005/10/25 17:17
S7	2	(US-6226710-$ or US-5423015-$). did.	USPAT	OR	OFF	2005/10/25 17:25

Results for "((an asynchronous distributed approach for the simulation of behavior-level models on parallel proc..." e-mail

Your search matched **1** of **1250969** documents.

A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

» Search Options

View Session History

New Search

Modify Search

((an asynchronous distributed approach for the simulation of behavior-levelmodels or

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

1. **An asynchronous distributed approach for the simulation of behavior-lev parallel processors**
   Ghosh, S.; Meng-Lin Yu;
   Parallel and Distributed Systems, IEEE Transactions on
   Volume 6, Issue 6, June 1995 Page(s):639 - 652
   Digital Object Identifier 10.1109/71.388044
   AbstractPlus | References | Full Text: PDF(1456 KB) IEEE JNL

Google Web Images Groups News Froogle Local[New!] more »
"Associative Parallel Processor for Logic Even Search Advanced Search Preferences

Web Results **1 - 10** of about **36** for **"Associative Parallel Processor for Logic Event-driven Simulation"**. (0.

University College Dublin - Press Release Archive
This milestone project will see the APPLES system **(Associative Parallel Processor for Logic Event-driven Simulation)** used to accelerate simulation of ...
www.ucd.ie/press/newpre165.htm - 25k - Cached - Similar pages

NovaUCD, innovation through cooperation. The Innovation and ...
Neosera has designed and developed a patented processor APPLES **(Associative Parallel Processor for Logic Event-driven Simulation)** which accelerates full ...
www.ucd.ie/nova/clientco/neosera.htm - 17k - Cached - Similar pages
[More results from www.ucd.ie]

SpringerLink - Chapter
APPLES **(Associative Parallel Processor for Logic Event-driven Simulation)** is the first Full Gate-timing Logic Hardware Simulator, implemented in Xilinx ...
springerlink.metapress.com/openurl.asp?genre=article& issn=0302-9743&volume=2778&spage=1162 - 22k - Cached - Similar pages

Neosera Systems
... established the core technology of Neosera Systems, the APPLES **(Associative Parallel Processor for Logic Event-driven Simulation)** processor. ...
www.irishscientist.ie/2002/contents. asp?contentxml=02p226.xml&contentxsl=is02pages.xsl - 9k - Cached - Similar pages

University College Dublin - Press Release Archive
... This milestone project will see the APPLES system **(Associative Parallel Processor for Logic Event-driven Simulation)** used to accelerate simulation of circuits ...
www.norfolkcvys.org.uk/textonly. asp?url=www.ucd.ie/press/newpre165.htm - 13k - Supplemental Result - Cached - Similar pages

[PDF] 2-5-4 Power Calculation with the Parallel APPLES Simulator
File Format: PDF/Adobe Acrobat - View as HTML
... APPLES **(Associative Parallel Processor for Logic Event-driven Simulation)** is the first commercial Full Gate-timing Logic Hardware Simulator. ...
tcmc.tugraz.at/PDF/tcmc2003/pdf/2-5/IV_polaschegg.pdf - Supplemental Result - Similar pages

Neosera Systems
Its APPLES **(Associative Parallel Processor for Logic Event-driven Simulation)** processor integrates transparently into the existing design tools used by ...
www.universityscience.ie/pages/ news/2005/jan05_NovaUCD_company.php - 29k - Cached - Similar pages

ElectricNews.net:News:Neosera raises EUR370,000 in new funds
... Founded in UCD by Dr. Damian Dalton, the company arose from the APPLES **(Associative Parallel Processor for Logic Event-driven Simulation)** project at the ...
new.enn.ie/news.html?code=6376498 - 20k - Supplemental Result - Cached - Similar pages

ElectricNews.net:News:Campus companies go to European final
... The second finalist, Neosera, arose from the APPLES **(Associative Parallel Processor for Logic Event-driven Simulation)** project at the Department of Computer ...
new.enn.ie/news.html?code=5206194 - 21k - Supplemental Result - Cached - Similar pages

List of Presentations - Dagstuhl Seminar 00261
APPLES **(Associative Parallel Processor for Logic Event-driven Simulation)** is a novel an alternative solution for Logic Simulation. ...
www.icsa.inf.ed.ac.uk/Dagstuhl/00261/talks.html - 61k - Cached - Similar pages

Gooogle ▶
Result Page: 1 2 3 **Next**

"Associative Parallel Processor for L Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

Google Web Images Groups News Froogle Local[New!] more »
"Associative Parallel Processor for Logic Even Search Advanced Search Preferences

Web Results 11 - 20 of about 36 for **"Associative Parallel Processor for Logic Event-driven Simulation"**. (0

Enterprise Ireland
Neosera's product - Associative Parallel Processor for Logic Event Driven Simulation (Apples) - is an intermediate solution that eliminates some of the ...
www.nsd.ie/htm/news/story.php3?id=1705 - 12k - Cached - Similar pages

INVESTMENT Campus companies go to European final Tuesday, December ...
:: INVESTMENT. Campus companies go to European final Tuesday, December 18 2001 by Sheila McDonald, Send story to a friend · Print this story ...
electricnews.net/print.html?code=5206194 - 5k - Supplemental Result - Cached - Similar pages

INVESTMENT Neosera raises EUR370,000 in new funds Thursday ...
:: INVESTMENT. Neosera raises EUR370,000 in new funds Thursday, February 28 2002 by Andrew McLindon, Send story to a friend · Print this story ...
electricnews.net/print.html?code=6376498 - 5k - Supplemental Result - Cached - Similar pages
[More results from electricnews.net]

NovaUCD, innovation through cooperation. The Innovation and ...
... Neosera has designed and developed a patented processor APPLES (Associative Parallel Processor for Logic Event-driven Simulation) which accelerates full gate ...
www.novaucd.ie/clientco/neosera.htm - 17k - Supplemental Result - Cached - Similar pages

BreakingNews.ie: UCD research firm secures first commercial ...
... The project will see Neosrea's APPLES system (Associative Parallel Processor for Logic Event-driven Simulation) used to accelerate simulation of circuits in ...
breakingnews.ie/2004/01/08/story128631.html - 18k - Supplemental Result - Cached - Similar pages

NovaUCD, innovation through cooperation. The Innovation and ...
... Its APPLES (Associative Parallel Processor for Logic Event-driven Simulation) processor integrates transparently into the existing design tools used by major ...
www.novaucd.com/newsandevents/ adhocpressreleases/neosera041210.htm - 18k - Supplemental Result - Cached - Similar pages

[PDF] NovaUCD Report 2004
File Format: PDF/Adobe Acrobat - View as HTML
NovaUCD Report 2004. The Innovation and Technology Transfer Centre. An Lárionad Nuála agus Aistrithe Teicneolaíochta. University College Dublin ...
www.novaucd.com/newsandevents/novaucd_report_2004.pdf - Supplemental Result - Similar pages

SiliconRepublic
... first commercial contract to be signed by Neosera and will see its APPLES (associative parallel processor for logic event-driven simulation) technology used to ...
www.siliconrepublic.com/news/news.nv?storyid=single2454 - 21k - Supplemental Result - Cached - Similar pages

BreakingNews.ie - 2004/01/08: UCD research firm secures first ...
the project will see Neosrea's APPLES system (Associative Parallel Processor for Logic Event-driven Simulation) used to accelerate Simulation of circuits in ...
archives.tcm.ie/breakingnews/2004/01/08/story128631.asp - 7k - Supplemental Result - Cached - Similar pages

[PDF] The ENIGMA (Energy Investigation for Gate and Module Analysis) System
File Format: PDF/Adobe Acrobat - View as HTML
The ENIGMA (Energy Investigation for Gate and Module. Analysis) System. Dr Damian Dalton,. Neosera Systems Ltd, NovaUCD, Belfield, Dublin 4, Ireland. ...
www.tcmc.tugraz.at/tcmc2005/PDF/ENiGMA-Dalton.pdf - Supplemental Result - Similar pages
[More results from www.tcmc.tugraz.at]

◄ Gooogle ►
Result Page: **Previous** 1 2 3 **Next**

"Associative Parallel Processor for L Search

Search within results | Language Tools | Search Tips

Google Home - Advertising Programs - Business Solutions - About Google

Google Web Images Groups News Froogle Local[New!] more »
"Associative Parallel Processor for Logic Even Search Advanced Search Preferences

Web Results **21 - 22** of about **36** for **"Associative Parallel Processor for Logic Event-driven Simulation"**. (0

[PDF] 2006 P.Report C02/03 72dpi (page 1)
File Format: PDF/Adobe Acrobat - View as HTML
University College Dublin An Coláiste Ollscoile, Baile Átha Cliath. National University of Ireland, Dublin Ollscoil na hÉireann, Baile Átha Cliath ...
www.nuid.ie/presreport/2003/ucd_p.report_02-03.pdf - Supplemental Result - Similar pages

[PDF] February 2004 Dear Colleagues and Friends Welcome to this the ...
File Format: PDF/Adobe Acrobat - View as HTML
February 2004. Dear Colleagues and Friends. Welcome to this the first issue of the NovaUCD Newsletter for 2004. NovaUCD is delighted to Welcome the ...
www.novaucd.ie/newsandevents/ novaucd_newsletterfebruary.PDF - Supplemental Result - Similar pages

In order to show you the most relevant results, we have omitted some entries very similar to the 22 already displayed.
If you like, you can repeat the search with the omitted results included.

◄ Gooogle
Result Page: **Previous** 1 2 3

"Associative Parallel Processor for L Search

Search within results | Language Tools | Search Tips

Google Home - Advertising Programs - Business Solutions - About Google

IEEE Xplore RELEASE 2.1

Welcome United States Patent and Trademark Office

Search Results BROWSE SEARCH IEEE XPLORE GUIDE

Results for "((parallel<in>metadata) <and> (logic simulation<in>metadata))" e-mail
Your search matched 149 of 1250969 documents.
A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

New Search

Modify Search

((parallel<in>metadata) <and> (logic simulation<in>metadata))

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Select Article Information View: 1-25 | 26-5

1. **Parallel logic simulation on a network of workstations using PVM**
Kornicki, M.; Mahmood, A.; Carlson, B.S.;
Parallel and Distributed Processing, 1996. Eighth IEEE Symposium on
23-26 Oct. 1996 Page(s):2 - 9
Digital Object Identifier 10.1109/SPDP.1996.570310
AbstractPlus | Full Text: PDF(728 KB) IEEE CNF

2. **Parallel event-driven logic simulation algorithms: tutorial and comparativ**
Baker, W.I.; Mahmood, A.; Carlson, B.S.;
Circuits, Devices and Systems, IEE Proceedings [see also IEE Proceedings G and Systems]
Volume 143, Issue 4, Aug. 1996 Page(s):177 - 185
AbstractPlus | Full Text: PDF(1020 KB) IEE JNL

3. **Study of a multilevel approach to partitioning for parallel logic simulation**
Subramanian, S.; Rao, D.M.; Wilsey, P.A.;
Parallel and Distributed Processing Symposium, 2000. IPDPS 2000. Proceedir International
1-5 May 2000 Page(s):833 - 838
Digital Object Identifier 10.1109/IPDPS.2000.846071
AbstractPlus | Full Text: PDF(172 KB) IEEE CNF

4. **Parallel-and-vector implementation of the event-driven logic simulation a Cray Y-MP supercomputer**
Batalneh, A.; Ozguner, F.;
Supercomputing '92. Proceedings
16-20 Nov. 1992 Page(s):444 - 452
Digital Object Identifier 10.1109/SUPERC.1992.236659
AbstractPlus | Full Text: PDF(740 KB) IEEE CNF

5. **Logic simulation using an asynchronous parallel discrete-event simulatic SIMD machine**
Seth, S.; Gowen, L.; Payne, M.; Sylwester, D.;
VLSI Design, 1994., Proceedings of the Seventh International Conference on
5-8 Jan. 1994 Page(s):29 - 32
Digital Object Identifier 10.1109/ICVD.1994.282635
AbstractPlus | Full Text: PDF(324 KB) IEEE CNF

6. **Cone clustering principles for parallel logic simulation**
Hering, K.; Reilein, R.; Trautmann, S.;
Modeling, Analysis and Simulation of Computer and Telecommunications Syst MASCOTS 2002. Proceedings. 10th IEEE International Symposium on
11-16 Oct. 2002 Page(s):93 - 100
Digital Object Identifier 10.1109/MASCOT.2002.1167064
AbstractPlus | Full Text: PDF(490 KB) IEEE CNF

7. **Modular construction of model partitioning processes for parallel logic si**
Hering, K.; Runger, G.; Trautmann, S.;
Parallel Processing Workshops, 2001. International Conference on
3-7 Sept. 2001 Page(s):99 - 105
Digital Object Identifier 10.1109/ICPPW.2001.951858
AbstractPlus | Full Text: PDF(672 KB) IEEE CNF

8. **Distributed logic simulation algorithm using preemption of inconsistent e**
Raghu, C.S.; Sundaram, S.;
VLSI Design, 1998. Proceedings., 1998 Eleventh International Conference on
4-7 Jan. 1998 Page(s):482 - 487
Digital Object Identifier 10.1109/ICVD.1998.646653
AbstractPlus | Full Text: PDF(480 KB) IEEE CNF

9. **Distributed logic simulation: time-first evaluation vs. event driven algorit**
Sundaram, S.; Patnaik, L.M.;
VLSI Design, 1996. Proceedings., Ninth International Conference on
3-6 Jan. 1996 Page(s):307 - 310
Digital Object Identifier 10.1109/ICVD.1996.489616
AbstractPlus | Full Text: PDF(344 KB) IEEE CNF

10. **Accelerated logic simulation using parallel processing**
Hoppe, F.;
CompEuro '88. 'Design: Concepts, Methods and Tools'
11-14 April 1988 Page(s):156 - 163
Digital Object Identifier 10.1109/CMPEUR.1988.4948
AbstractPlus | Full Text: PDF(480 KB) IEEE CNF

11. **Parallel logic simulation using Time Warp on shared-memory multiproce:**
Kim, H.K.; Chung, S.M.;
Parallel Processing Symposium, 1994. Proceedings., Eighth International
26-29 April 1994 Page(s):942 - 948
Digital Object Identifier 10.1109/IPPS.1994.288193
AbstractPlus | Full Text: PDF(576 KB) IEEE CNF

12. **An analysis of parallel synchronous and conservative asynchronous log schemes**
Baker, W.I.; Mahmood, A.;
Parallel and Distributed Processing, 1994. Proceedings. Sixth IEEE Symposiu
26-29 Oct. 1994 Page(s):92 - 99
Digital Object Identifier 10.1109/SPDP.1994.346177
AbstractPlus | Full Text: PDF(648 KB) IEEE CNF

13. **Parallel logic simulation with assignable delays on a vector multiprocess**
Jun, Y.-H.;
Circuits, Devices and Systems, IEE Proceedings [see also IEE Proceedings G Devices and Systems]
Volume 144, Issue 1, Feb. 1997 Page(s):5 - 10
AbstractPlus | Full Text: PDF(572 KB) IEE JNL

14. **Parallel optimistic logic simulation with event lookahead**
Kim, H.K.; Jean, J.;
Parallel Processing, 1998. Proceedings. 1998 International Conference on
10-14 Aug. 1998 Page(s):20 - 27
Digital Object Identifier 10.1109/ICPP.1998.708458
AbstractPlus | Full Text: PDF(180 KB) IEEE CNF

15. **Parallel logic simulation on general purpose machines**
Soule, L.; Blank, T.;
Design Automation Conference, 1988. Proceedings., 25th ACM/IEEE
12-15 June 1988 Page(s):166 - 171
Digital Object Identifier 10.1109/DAC.1988.14753
AbstractPlus | Full Text: PDF(416 KB) IEEE CNF

16. **Efficient parallel logic simulation techniques for the Connection Machine**
Chung, M.J.; Chung, Y.;
Supercomputing '90. Proceedings of
12-16 Nov. 1990 Page(s):606 - 614
Digital Object Identifier 10.1109/SUPERC.1990.130076
AbstractPlus | Full Text: PDF(608 KB) IEEE CNF

17. **High speed VLSI logic simulation using bitwise operations and parallel p**
Jun, Y.-H.; Hajj, I.N.; Lee, S.-H.; Park, S.-B.;
Computer Design: VLSI in Computers and Processors, 1990. ICCD '90. Proce
IEEE International Conference on
17-19 Sept. 1990 Page(s):171 - 174
Digital Object Identifier 10.1109/ICCD.1990.130193
AbstractPlus | Full Text: PDF(284 KB) IEEE CNF

18. **Logic simulation using a message-driven approach on MIMD computers**
Shimogori, S.; Kage, T.;
Custom Integrated Circuits Conference, 1990., Proceedings of the IEEE 1990
13-16 May 1990 Page(s):9.1/1 - 9.1/4
Digital Object Identifier 10.1109/CICC.1990.124695
AbstractPlus | Full Text: PDF(264 KB) IEEE CNF

19. **A parallel algorithm for logic simulation on transputer networks**
Srinivas, S.; Basu, A.; Paulraj, A.; Patnaik, L.M.;
VLSI, 1991. Proceedings., First Great Lakes Symposium on
1-2 March 1991 Page(s):249 - 254
Digital Object Identifier 10.1109/GLSV.1991.143974
AbstractPlus | Full Text: PDF(280 KB) IEEE CNF

20. **Time warp for efficient parallel logic simulation on a massively parallel S**
Chung, Y.; Chung, M.J.;
Computers and Communications, 1991. Conference Proceedings., Tenth Ann
Phoenix Conference on
27-30 March 1991 Page(s):183 - 189
Digital Object Identifier 10.1109/PCCC.1991.113809
AbstractPlus | Full Text: PDF(592 KB) IEEE CNF

21. **Comparisons and analysis of massively parallel SIMD architectures for p simulation**
Choi, E.M.; Chung, M.J.; Chung, Y.;
Parallel Processing Symposium, 1992. Proceedings., Sixth International
23-26 March 1992 Page(s):971 - 974
Digital Object Identifier 10.1109/IPPS.1992.222986
AbstractPlus | Full Text: PDF(388 KB) IEEE CNF

22. **Parallel distributed-time logic simulation**
Soule, L.; Gupta, A.;
Design & Test of Computers, IEEE
Volume 6, Issue 6, Dec. 1989 Page(s):32 - 48
Digital Object Identifier 10.1109/54.41672
AbstractPlus | Full Text: PDF(1064 KB) IEEE JNL

23. **Parallel Logic Simulation of Million-Gate VLSI Circuits**
Lijuan Zhu; Chen, G.; Szymanski, B.K.; Tropper, C.; Tong Zhang;
Modeling, Analysis, and Simulation of Computer and Telecommunication Syst
IEEE International Symposium on
27-29 Sept. 2005 Page(s):521 - 524
Digital Object Identifier 10.1109/MASCOTS.2005.48
AbstractPlus | Full Text: PDF(200 KB) IEEE CNF

24. **Performance predictions for speculative, synchronous, VLSI logic simul**
Noble, B.L.; Wade, J.C.; Chamberlain, R.D.;
Simulation Symposium, 2001. Proceedings. 34th Annual
22-26 April 2001 Page(s):56 - 64
Digital Object Identifier 10.1109/SIMSYM.2001.922115
AbstractPlus | Full Text: PDF(632 KB) IEEE CNF

25. **Effective parallel processing techniques for the generation of test data fc self test system**
Chang, P.; Keller, B.; Paliwal, S.;
Test Symposium, 2000. (ATS 2000). Proceedings of the Ninth Asian
4-6 Dec. 2000 Page(s):374 - 379
Digital Object Identifier 10.1109/ATS.2000.893652
AbstractPlus | Full Text: PDF(408 KB) IEEE CNF

[redacted] View: 1-25 | 26-5

Indexed by Inspec